

WHAT IS CLAIMED IS:

- Sub
D₁
- 1 1. An integrated circuit package comprising:
2 a silicon die having a first thickness;
3 a metallized polymer layer having a first side and a second side; and
4 a transition medium disposed between the silicon die and the first side of
5 the metallized polymer layer wherein the transition medium has a second thickness, and
6 the first thickness of the silicon die is less than the second thickness.
- 1 2. The integrated circuit package of claim 1 wherein the transition
2 medium is nonconductive.
- 1 3. The integrated circuit package of claim 1 comprising a plastic
2 encapsulant which encapsulates the silicon die and the transition medium, the plastic
3 encapsulant having a coefficient of thermal expansion between approximately
4 $7 \times 10^{-6}/^{\circ}\text{C}$ and $15 \times 10^{-6}/^{\circ}\text{C}$.
- 1 4. The integrated circuit package of claim 1 wherein the transition
2 medium comprises a mold compound material, a BT resin compound, a FR-4 compound,
3 or a FR-5 resin compound.
- 1 5. The integrated circuit package of claim 1 wherein the transition
2 medium has a coefficient of thermal expansion between approximately $7 \times 10^{-6}/^{\circ}\text{C}$ and
3 $17 \times 10^{-6}/^{\circ}\text{C}$.
- 1 6. The integrated circuit package of claim 1 wherein the presence of
2 the transition medium reduces stress and fracture damage to the silicon die.
- 1 7. The integrated circuit package of claim 1 wherein a thickness of
2 the metallized polymer layer and a thickness of the plastic encapsulant define a package
3 thickness, wherein the silicon die is disposed near the middle of the package thickness.
- 1 8. The integrated circuit package of claim 7 wherein the package
2 thickness is approximately 0.060 inches or less.
- 1 9. The integrated circuit package of claim 5 wherein the silicon die
2 thickness is less than approximately 6 mils.

1 10. The integrated circuit package of claim 1 wherein the silicon die is
2 coupled to the transition medium through an adhesive.

1 11. The integrated circuit package of claim 1 wherein a coefficient of
2 thermal expansion for the adhesive is approximately $58 \times 10^{-6}/^{\circ}\text{C}$.

1 12. The integrated circuit package of claim 1 wherein the integrated
2 circuit metallized polymer layer is a tape carrier having a dielectric layer and a conductive
3 layer.

1 13. The integrated circuit package of claim 12 comprising solder balls
2 mounted to the second side of the metallized polymer layer, the solder balls electrically
3 contacting an etched circuit in a conductive layer of the tape carrier.

1 14. The integrated circuit package of claim 13 wherein the solder balls
2 electrically connect the integrated circuit package to a printed circuit board.

1 15. The integrated circuit package of claim 14 wherein the solder balls
2 are arranged in a grid fashion underneath the position for the silicon die.

1 16. The integrated circuit package of claim 1 wherein the cross
2 sectional area of the silicon die is substantially less than or equal to the cross sectional
3 area of the rigid transition medium.

1 17. The integrated circuit package of claim 1 wherein the cross
2 sectional area of the silicon die is larger than the cross sectional area of the transition
3 medium.

1 18. The integrated circuit package of claim 1 wherein the package is a
2 BGA package.

1 19. The integrated circuit package of claim 1 wherein a volume of the
2 silicon die is less than the volume of the rigid transition medium.

1 20. An integrated circuit package comprising:
2 a metallized polymer layer defining a first thickness;
3 a transition medium coupled to the metallized polymer layer;

4 a die coupled to the transition medium; and
5 a mold cap encapsulating the transition medium and the die, the mold cap
6 defining a second thickness, wherein the first thickness and second thickness define a
7 package thickness, wherein the die is disposed near the middle of the package thickness.

1 21. The integrated circuit package of claim 20 wherein the mold cap
2 has a coefficient of thermal expansion similar to a coefficient of thermal expansion of the
3 transition medium.

1 22. The integrated circuit package of claim 20 wherein the die is
2 mounted to the transition medium with a layer of adhesive.

1 23. The integrated circuit package of claim 20 wherein the transition
2 medium comprises a mold cap material, a second layer of adhesive, an elastomer, a BT
3 resin compound, a FR-4 compound, or a FR-5 resin compound.

1 24. The integrated circuit package of claim 20 wherein the metallized
2 polymer layer is a tape carrier.

1 25. An integrated circuit package comprising:
2 a tape carrier;
3 a first adhesive layer disposed on the tape carrier, the first adhesive layer
4 having a coefficient of thermal expansion;

5 a transition medium having a first surface and a second surface, wherein
6 the first surface of the transition medium engages the first adhesive layer, the transition
7 medium having a coefficient of thermal expansion;

8 a second adhesive layer disposed on the second surface of the transition
9 medium, the second layer of adhesive having a coefficient of thermal expansion; and

10 a die disposed on the second adhesive layer; and

11 a mold cap encapsulating the first adhesive layer, the transition medium,
12 the second adhesive layer and the die, wherein the mold cap and tape carrier define a
13 package thickness, wherein the transition medium and the mold cap have approximately
14 the same coefficient of thermal expansion so as to reduce the thermal stress on the die
15 during thermal cycling.

1 26. A method of packaging an integrated circuit comprising:

2 providing a silicon die adhered to a rigid transition medium;
3 applying a layer of adhesive to a tape carrier;
4 mounting the die and transition medium to the adhesive on the tape carrier;
5 and
6 encapsulating the die and transition medium.

1 27. The method of claim 26 comprising electrically connecting the tape
2 carrier to a printed circuit board with a solder ball.

1 28. The method of claim 26 wherein the providing step is carried out
2 by cutting a semiconductor wafer adhered to a transition medium.

1 29. The method of claim 28 wherein the transition medium is
2 approximately the same size and shape of the semiconductor wafer.

1 30. The method of claim 26 further comprising lapping the die to
2 reduce the thickness of the die.

1 31. The method of claim 30 wherein the die is thinner than the
2 transition medium.

1 32. A method of forming an integrated circuit package comprising:
2 providing a metallized polymer layer;
3 attaching a rigid transition medium layer to the metallized polymer layer
4 using a first adhesive layer; and
5 coupling an integrated circuit die to the rigid transition medium using a
6 second adhesive layer.

1 33. The method of claim 32 wherein attaching step is carried out with a
2 material comprising mold compound, BT resin, FR-4 resin, or FR-5 resin.

1 34. The method of claim 32 wherein the attaching step is carried out
2 with a rigid transition medium having a thickness between about 4 mils to about 8 mils.

1 35. A method of fabricating an integrated circuit comprising:
2 providing a semiconductor wafer;

3 attaching the semiconductor wafer to a transition medium using a first
4 adhesive;
5 cutting a die from the semiconductor wafer, wherein the die is attached to
6 a corresponding area of the transition medium; and
7 mounting the die and transition medium to a tape carrier.

1 36. The method of claim 35 wherein the cutting step is carried out by
2 mechanical sawing, laser sawing, punching, or shearing.

1 37. The method of claim 35 comprising lapping the semiconductor
2 wafer prior to the cutting step.

1 38. The method of claim 37 wherein the die thickness is reduced to less
2 than approximately 6 mils.

1 39. The method of claim 35 wherein the attaching step is carried out
2 with a transition medium having a coefficient of thermal expansion between about
3 $7 \times 10^{-6}/^{\circ}\text{C}$ and $17 \times 10^{-6}/^{\circ}\text{C}$.

1 40. The method of claim 35 wherein the attaching step is carried out
2 with a rigid transition medium having a thickness between about 2 mils and 8 mils.

1 41. The method of claim 35 wherein the transition medium comprises a
2 mold compound material, a BT resin compound, a FR-4 resin compound, or FR-5 resin
3 compound.

1 42. The method of claim 35 wherein the thickness of the die, adhesive
2 and transition medium is less than approximately 18 mils.

1 43. The method of claim 35 wherein a coefficient of thermal expansion
2 for the adhesive is about $58 \times 10^{-6}/^{\circ}\text{C}$.

1 44. A method of forming an integrated circuit package comprising:
2 providing a tape carrier;
3 providing a silicon die; and

4 reducing a thermal mismatch stress between the die and the integrated
5 circuit package by disposing a rigid transition medium between the tape carrier and the
6 silicon die.

1 45. A method of forming a package comprising:
2 placing a die on a pre-formed pedestal on a substrate; and
3 encapsulating the die and pedestal with a mold compound.

1 46. The method of claim 45 wherein the pre-formed pedestal
2 comprises the same material as the mold compound.

1 47. The method of claim 45 wherein the placing step is performed
2 without an adhesive.

1 48. The method of claim 45 wherein the pre-formed pedestal and the
2 mold compound have a similar CTE.

add
a'7

Add
C2